

Hit List

[First](#) [Clear](#)[Generate Collection](#)[Print](#)[Fwd Refs](#)[Bkwd Refs](#)[Generate OACS](#)

Search Results - Record(s) 1 through 5 of 5 returned.

☐ 1. Document ID: US 20020093700 A1

Using default format because multiple data bases are involved.

L2: Entry 1 of 5

File: PGPB

Jul 18, 2002

PGPUB-DOCUMENT-NUMBER: 20020093700

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20020093700 A1

TITLE: Method for screen-adaptive copy retouching

PUBLICATION-DATE: July 18, 2002

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY
Braun, Klaus	Kiel		DE
Werner, Winfried	Kiel		DE

US-CL-CURRENT: [358/531](#); [382/167](#)

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWC	Draw Desc	Ima
----------------------	-----------------------	--------------------------	-----------------------	------------------------	--------------------------------	----------------------	---------------------------	---------------------------	-----------------------------	------------------------	---------------------	---------------------------	---------------------

☐ 2. Document ID: US 6441985 B1

L2: Entry 2 of 5

File: USPT

Aug 27, 2002

DOCUMENT-IDENTIFIER: US 6441985 B1

TITLE: Media velocity detection for a capstanless tape transport system

CLAIMS:

6. An apparatus for detecting velocity of tape in a capstanless tape transport system having a write head and a read head separated by a known distance and formatting data records being written to a single track of the tape by marking periodic intervals and boundaries of the data using discrete format marks periodically in the single track throughout the data records, the capstanless tape transport system generating a write signal indicating when one of the discrete format marks is written to the tape by the write head and a read signal indicating when one of the discrete format marks is read from the tape by the read head, the apparatus comprising: accumulator means for determining the amount of time between the write signal and the read signal, wherein said accumulator means comprises an accumulator stage for generating a count value in response to said write signal; velocity detection means for determining the velocity of the tape based on said time determined by said accumulator means and the known distance between said write head and said read head, wherein said velocity detection means comprises means for reading said count value, means for comparing said count value to a first predetermined value to determine whether the tape velocity is above a given maximum velocity, and means for comparing said count value to a second predetermined value to

determine whether the tape velocity is below a given minimum velocity; means for generating a sync flag indicating whether said discrete format mark written to the tape is a sync mark; means for storing said sync flag in said accumulator stage started by said write signal; means for reading said sync flag when said count value is read in response to said read signal; and means for adjusting said count value depending on whether said discrete format mark is a sync mark, wherein said means for adjusting comprises means for adding an offset to said count value if said discrete format mark is not a sync mark.

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw Desc	Ima
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	-----------	-----

☐ 3. Document ID: US 5349677 A

L2: Entry 3 of 5

File: USPT

Sep 20, 1994

DOCUMENT-IDENTIFIER: US 5349677 A

TITLE: Apparatus for calculating delay when executing vector tailgating instructions and using delay to facilitate simultaneous reading of operands from and writing of results to same vector register

CLAIMS:

4. Vector register control apparatus for a vector processing computer in which a plurality of high-speed vector registers, including a first vector register and a second vector register, are used as intermediate memory to store ordered sets of data for vector processing by one or more functional units, wherein each said vector register comprises a plurality of memory locations for storing elements of a vector and wherein the one or more functional units includes a first functional unit connected to each of the plurality of vector registers, said first functional unit comprising input means for receiving elements of a first and second vector read from said first and second vector registers, respectively, computational means for performing a mathematical function on each said vector element in a first functional unit time, wherein the first functional unit time is greater than one clock period, and output means for delivering elements of a first result vector, the apparatus comprising:

control means, connected to said vector registers and to said one or more functional units, for transferring data between said vector registers and said one or more functional units, said control means comprising first vector control means for successively transferring elements, including a last element, read from said first vector register to said first functional unit and for successively storing elements, including a first and a last element, of said result vector to said first vector register and second vector control means for successively transferring elements, including a last element, read from said second vector register to said first functional unit and for successively storing elements, including a first and a last element, of a second result vector received from a second functional unit to said second vector register, wherein said first vector control means stores at least some of said elements of said first result vector to said first vector register concurrently with the transferring of the elements of said first and second vector registers to said first functional unit;

wherein the first vector control means comprises a first read address counter for successively addressing elements of said first vector register during a read operation, a first write address counter for successively addressing elements of said first vector register during a write operation, a first vector length counter for indicating to said first read address counter when the last element of the elements read from the first vector register has been read, a first write vector length counter for indicating to the first write address counter when the last element of said result vector has been written

to said first vector register, and a first write delay counter for delaying storage to said first vector register of the first element of said first result vector for said first functional unit time and for enabling storage, in successive clock periods, of successive elements of said first result vector to said first vector register after said first functional unit time; and

wherein the second vector control means comprises a second read address counter for successively addressing elements of said second vector register during a read operation, a second write address counter for successively addressing elements of said second vector register during a write operation, a second read vector length counter for indicating to said second read address counter when the last element of the elements read from the second vector register has been read, a second write vector length counter for indicating to said second write address counter when the last element of said second result vector has been written to said second vector register, and a second write delay counter for delaying storage to said second vector register of the first element of said second result vector for a second functional unit time associated with said second functional unit and for enabling storage, in successive clock periods, of successive elements of said second result vector to said second vector register after said second functional unit time.

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	References	Claims	RWMC	Draw Desc	Ima
------	-------	----------	-------	--------	----------------	------	-----------	----------	------------	--------	------	-----------	-----

☐ 4. Document ID: US 3830971 A

L2: Entry 4 of 5

File: USPT

Aug 20, 1974

DOCUMENT-IDENTIFIER: US 3830971 A

TITLE: LINE STANDARD CONVERTER FOR CONVERTING A TELEVISION SIGNAL HAVING A NUMBER OF N-LINES PER IMAGE INTO A TELEVISION SIGNAL HAVING A NUMBER OF M-LINES PER IMAGE

Brief Summary Text (2):

United Kingdom Patent Specification 790,219 describes the possibility of such a line standard converter from 819 to 4091/2 lines. Furthermore this United Kingdom patent specification describes a line standard converter from n to three-fifths n lines which writes 3 lines at irregular line distances in line stores from a group of 5 lines from the original signal and reads these lines by means of adaptation of the read period in a regular time sequence. The converters described in the United Kingdom Patent Specification operate without an intricate switchable interpolation circuit at the input end of the circuit.

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	References	Claims	RWMC	Draw Desc	Ima
------	-------	----------	-------	--------	----------------	------	-----------	----------	------------	--------	------	-----------	-----

☐ 5. Document ID: JP 3702228 B2, EP 1223743 A2, DE 10101137 A1, US 20020093700 A1, JP 2002288683 A

L2: Entry 5 of 5

File: DWPI

Oct 5, 2005

DERWENT-ACC-NO: 2002-585384

DERWENT-WEEK: 200565

COPYRIGHT 2006 DERWENT INFORMATION LTD

TITLE: Raster-adaptive copier retouching involves computing corrected distance vector so that read marker and write marker have same phase position with respect to periodic pattern

Basic Abstract Text (1):

NOVELTY - The method involves determining the initial position of a read marker (3) and a write marker (4), computing the initial position of a distance vector and copying the image data of the image points under the read marker to the image points under the write marker. A corrected distance vector (D2) is computed so that the read marker and the write marker have the same phase position with respect to the periodic pattern.

Equivalent Abstract Text (1):

NOVELTY - The method involves determining the initial position of a read marker (3) and a write marker (4), computing the initial position of a distance vector and copying the image data of the image points under the read marker to the image points under the write marker. A corrected distance vector (D2) is computed so that the read marker and the write marker have the same phase position with respect to the periodic pattern.

Standard Title Terms (1):

RASTER ADAPT COPY RETOUCHING COMPUTATION CORRECT DISTANCE VECTOR SO READ MARK WRITING MARK PHASE POSITION RESPECT PERIODIC PATTERN

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWC	Draw Desc	Ima
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	-----	-----------	-----

Clear	Generate Collection	Print	Fwd Refs	Bkwd Refs	Generate OACS
-------	---------------------	-------	----------	-----------	---------------

Term	Documents
OF	751290
OFS	1016
HALF	1293305
HALFS	650
HALVES	162308
READ\$5	0
READ	1369412
READA	62
READAB	8
READABALE	2
READABE	5
((READ\$5 NEAR2 (MARK\$3 OR LIN\$3 OR INDIC\$5)) WITH (WRIT\$5 NEAR2 (MARK\$3 OR LIN\$3 OR INDIC\$5)) WITH (PERIOD\$5 OR SCREEN\$5 OF HALFTON\$5 OR (HALF ADJ1 TON\$3)) WITH (VECTOR\$3 OR DISTANC\$3)).PGPB,USPT,EPAB,JPAB,DWPI,TDBD.	5

There are more results than shown above. [Click here to view the entire set.](#)

Display Format:

[Previous Page](#)

[Next Page](#)

[Go to Doc#](#)